Abstract. This article mainly describes a new approach to realize precise synchronization between master clock and slave clock. To improve the IEEE 1588 synchronization precision, Kalman filtering algorithm is applied based on the application of Ethernet. Four state machines are used to accelerate the process and improve the accuracy of frequency modulation and phase modulation. Simulation result proves that time precision is improved from sub-microsecond to dozens of nanoseconds.
Fig. 1 IEEE 1588 Principle of Clock Synchronization
, , , t t t t respectively mean the time when master clock sends a Sync message to slave clock, the slave receives the Sync message, the slave sends a Delay_Req message to the master and the master receives the Delay_Req message. O means the offset between slave clock and master clock, D means time delay. And the precision of time synchronization was mainly affected by noise, which can be divided by system noise and measurement noise.
Kalman Filtering Algorithm 2.1 Basic Equation
Kalman filtering algorithm [2] optimally estimates system state of by linear equation of system state based on measured data of system input and output. We introduce one discrete system, which can be described by a linear stochastic difference equation [3, 4] .
State equation:
) . Prediction process:
is the best estimated value at state k-1.
Update the covariance
Combine predicted value and measurement value, get the optimal estimated value )
Update the covariance )
Equation Solving
Kalman filtering algorithm is used to clock synchronization between master and slave according to the least error principle based on statistical regularities of noise. During the synchronization process, we got 4 timestamps
, 2 x means frequency difference. Measurement vector of time
According to the meaning of 2 1 , x x and Taylor expansion, state transition matrix:
Where t  represents interval time of two packets.
Timestamp Selection Algorithm
In order to avoid asymmetry of delay and uncertain environment changes, selecting effective and optimal timestamps is necessary. FPGA [5] hardware implementation method [6] of the timestamp was applied to achieve high precision timestamp for network data. The precision of the timestamp could reach nanoseconds by FPGA programming through VHDL language and adjustable frequency adjustment. The processor can obtain timestamp and insert the corresponding IEEE1588 data frames, and then realize clock synchronization of the whole network.
State Machine Transition
To accelerate the process and improve accuracy of frequency modulation and phase modulation, State machine is designed to accelerate the process and improve the precision of frequency modulation and phase modulation, especially for the application of state rollback mechanism.
Simulation Result
Considering the constraint of delay symmetry, I designed the following test topology and made simulation experiment by MATLAB.
Testing device could help capture real-world packet delay variation profiles from existing network and replay those same profiles in a controlled lab environment, enabling to prove 1588v2 products will work in the complex world of Ethernet switches, routers and gateways before deployment. The key point is to select optimal packets to avoid delay asymmetry. From the following simulation testing result, the Kalman filtering algorithm phase deviation could achieve dozens of nanoseconds. 
Summary
The paper aims to select optimal packet to narrow the gap between delay from the master clock to the slave clock and delay from the slave clock to the master clock. Kalman filtering algorithm is applied to improve the time accuracy of clock synchronization. The IEEE 1588 time precision is improved from sub-microsecond to dozens of nanoseconds successfully.
